The
power consumption of the comparator is also shown in Figure 5. The
proposed circuit consumes less than 230nW of power within entire
common-mode range.
To evaluate the performance of the comparator over PVT variations,
simulation results are shown in Table 1. From the table for worst-case
scenario (Vcm=300mV), the maximum delay is observed at SS corner.