https://doi.org/10.1109/JSSC.2021.3135559
2. Lei K-M, Mak P-I, Martins RP. A 0.35-V 5,200-μm 2 2.1-MHz Temperature-Resilient Relaxation Oscillator With 667 fJ/Cycle Energy Efficiency Using an Asymmetric Swing-Boosted RC Network and a Dual-Path Comparator. IEEE Journal of Solid-State Circuits. 2021;56(9):2701 10. https://doi.org/10.1109/JSSC.2021.3067051
3. Babayan-Mashhadi S, Lotfi R. Analysis and design of a low-voltage low-power double-tail comparator. IEEE transactions on very large scale integration (vlsi) systems. 2013;22(2):343-52. https://doi.org/10.1109/TVLSI.2013.2241799
4. Johns DA, Martin K. Analog integrated circuit design: John Wiley & Sons; 2008.
5. Pahlavanzadeh H, Karami MA. Regenerative comparator with floating capacitor for energy‐harvesting applications. IET Circuits, Devices & Systems. 2021;15(8):842-51. https://doi.org/10.1049/cds2.12073
6. Xin X, Cai J, Xie R, Wang P. Ultra-low power comparator with dynamic offset cancellation for SAR ADC. Electronics Letters. 2017;53(24):1572-4.